



FIG. 1




2/11

FIG. 2




3/11

FIG. 3



4/11

FIG. 4




5/11

FIG. 5

h	COE(1)	COE(2)	COE(3)	COE(4)	COE(5)	COE(6)	COE(7)	COE(8)
	COE(9)	COE(10)	COE(11)	COE(12)	COE(13)	COE(14)	COE(15)	
h1( -1)	0.0017	-0.0038	0.0083	-0.0162	0.0299	-0.0562	0.1350	0.9739
	-0.1028	0.0475	-0.0257	0.0138	-0.0069	0.0031	-0.0015	
h1( -2)	0.0049	-0.0112	0.0239	-0.0458	0.0839	-0.1624	0.4632	0.7798
	-0.1980	0.0979	-0.0533	0.0283	-0.0137	0.0060	-0.0032	
h2( -1)	-0.0015	0.0031	-0.0069	0.0138	-0.0257	0.0475	-0.1028	0.9739
	0.1350	-0.0562	0.0299	-0.0162	0.0083	-0.0038	0.0017	
h2( -2)	-0.0032	0.0060	-0.0137	0.0283	-0.0533	0.0979	-0.1980	0.7798
	0.4632	-0.1624	0.0839	-0.0458	0.0239	-0.0112	0.0049	

6/11

FIG. 6




(a-1) → (a-2)	(-6.88) - (-6.63) = -0.25
(b-1) → (b-2)	(-7.12) - (-7.37) = 0.25

(C) CHANGE OF PHASE CHARACTERISTIC (FLAT BAND)


7/11

FIG. 7



8/11


FIG. 8





9/11

FIG. 9



The diagram illustrates a phase-locked loop system for a digital communication receiver. The system is divided into two main frequency areas: a **SAMPLING FREQUENCY AREA** and a **(PSEUDO) RESAMPLING FREQUENCY AREA**.

**Key Components and Signal Flow:**

- READ SIGNAL** enters the **ANALOG-DIGITAL CONVERSION MEANS (101)**.
- The output of 101 goes to the **FIRST DIGITAL EQUALIZATION MEANS (102)**.
- From 102, the signal splits: one path goes to the **FREQUENCY ERROR MONITOR (109)**, and the other goes to the **PHASE SYNCHRONIZATION MEANS (103)**.
- The **FREQUENCY ERROR MONITOR (109)** outputs to the **FREQUENCY LOCKING MEANS (110)**.
- The **FREQUENCY LOCKING MEANS (110)** outputs to the **PHASE SYNCHRONIZATION MEANS (103)**.
- The **PHASE SYNCHRONIZATION MEANS (103)** outputs the **PHASE-SYNCHRONIZED SIGNAL**.
- The **PHASE SYNCHRONIZATION MEANS (103)** also outputs a signal to the **FREQUENCY INFORMATION THRESHOLD MEANS (701)**.
- The **FREQUENCY INFORMATION THRESHOLD MEANS (701)** outputs to the **STATUS CHANGE FACTOR SUPPLY MEANS (1102)**.
- The **STATUS CHANGE FACTOR SUPPLY MEANS (1102)** outputs to the **FIRST DIGITAL EQUALIZATION MEANS (102)**.
- The **STATUS CHANGE FACTOR SUPPLY MEANS (1102)** is connected to **SECOND MEMORY (1101)**.

10/11

FIG. 10

